

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 715 432 A2**

(12)

**EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
05.06.1996 Bulletin 1996/23

(51) Int. Cl.<sup>6</sup>: **H04L 1/00**, H03M 13/22,  
G06F 12/06

(21) Application number: 95308338.3

(22) Date of filing: 21.11.1995

(84) Designated Contracting States:  
DE ES FR GB IT

(30) Priority: 29.11.1994 US 346442

(71) Applicant: AT&T Corp.  
New York, NY 10013-2412 (US)


(72) Inventor: **Partyka, Andrzej F.**  
Bedminster, New Jersey 07921 (US)

(74) Representative: **Watts, Christopher Malcolm**  
Kelway, Dr. et al  
AT&T (UK) Ltd.  
5, Mornington Road  
Woodford Green Essex, IG8 0TU (GB)

**(54) Interleaver and address generator for mobile communication systems**

(57) The present invention includes a data buffer, a contiguous counter and an address twister. The contiguous counter generates a contiguous sequence of addresses which are used to load data into the data buffer in a contiguous order. The address twister generates a non-contiguous sequence of addresses which

corresponds to an interleaving sequence. The non-contiguous addresses output the encoded data from the data buffer in the order specified by the interleaving sequence.



EP 0 715 432 A2

## Description

### Background of the Invention

#### Field of the Invention

The present invention relates generally to interleaver circuits and methods of interleaving data. More particularly, the present invention is directed to an interleaver circuit as required for the North American Code Division Multiple Access (CDMA) terminal according to the IS95 standard.

#### Related Art

The IS95 standard is a mobile telecommunication standard which employs Code Division Multiple Access (CDMA). CDMA is a form of modulation in which digital information is encoded in an expanded bandwidth format. In CDMA, several transmissions occur simultaneously within the same bandwidth. Mutual interference can be reduced by the degree of orthogonality of the unique codes used in each transmission. CDMA permits a high degree of energy dispersion in the emitted bandwidth.

In a mobile telecommunication environment, signal strength varies with location and movement of the mobile transmitter/receiver. Signal strength can significantly affect error rates which in turn effect the quality of communication. Due to varying signal strength, mobile telecommunication systems are susceptible to burst errors. Burst errors are groupings of errors that occur in adjacent bits of a data block as compared to errors that are dispersed over a whole block of data. The IS95 standard addresses the problem of varying signal strength and burst errors by utilizing an error correction scheme based on encoding and interleaving.

Generally, interleaving is used in conjunction with encoding (e.g., error-correcting codes) in order to lower the error rates of communication channels that are susceptible to burst errors. Interleaving is a technique in which encoded digital data is reordered before transmission in such a manner that any two successive digital data bits in the original data stream are separated by a predetermined distance in the transmitted data stream. Deinterleaving is the reverse of interleaving where data bits are reordered back to their original positions. By reordering the data, interleaving disperses, or randomizes, burst errors throughout the data block which improves the error-correcting capability of an encoding scheme.

According to the IS95 standard, data is encoded and interleaved prior to transmission and decoded and deinterleaved after reception. A convolutional encoder in the transmitter encodes a data block. An interleaver in the transmitter then interleaves the encoded data according to the IS95 interleaving sequence. The interleaved data is transmitted to a receiver. The receiver deinterleaves and decodes the received data. Such deinterleaving disperses burst errors, which can occur during transmis-

sion, throughout the data block. This dispersal of bit errors maximizes the capability of the decoder to correct the errors. Thus, the interleaving process is an essential part of the error protection scheme adopted by the IS95 standard.

In a mobile telecommunication system it is important to minimize chip size and current consumption. This is particularly true in the mobile stations, such as cellular telephones. Chip cost is proportional to chip size. Additionally, the more current a mobile device uses, the shorter the battery life. Thus, it is a goal in mobile telecommunication systems to reduce both chip area and current consumption.

The IS95 standard defines a formula for computing interleaving addresses. Computation of interleaving addresses using the formula defined in the IS95 standard, at the required bit rate of 19 kbs (kilobits per second), requires several MIPS (million instructions per second) of processing capability. The circuitry necessary to provide several MIPS of processing requires a significant amount of chip area and consumes a significant amount of current.

Another conventional method for computing interleaving addresses uses a look-up table to determine the proper interleaving address. This method minimizes the processing capability required to generate interleaving addresses. However, the look-up table requires a significant amount of memory. This memory space requires a significant amount of chip area to implement.

Thus, conventional implementations of mobile telecommunication systems are flawed because they utilize interleaver circuits which require a significant amount of chip area and draw a significant amount of current.

#### Summary of the Invention

The present invention is an efficient interleaver circuit which overcomes the problems of chip area and current consumption of conventional interleaver circuits. In the present invention, the interleaver circuit is preferably implemented using a data buffer, two counters and a multiplexer. The simplicity of this circuit reduces the chip area and current consumption required to implement the interleaver circuit. Furthermore, the simplicity of the present invention increases the reliability and the speed of the interleaver circuit.

The present invention is part of a mobile telecommunications system which interleaves encoded data prior to transmission. The present invention includes a data buffer, a contiguous counter and an address twister. The contiguous counter generates a contiguous sequence of addresses which are used to load encoded data into the data buffer in a contiguous order. The address twister, a non-contiguous counter, generates a non-contiguous sequence of addresses which corresponds to an interleaving sequence. The non-contiguous addresses output the encoded data from the data buffer in the order specified by the interleaving sequence.

In a preferred embodiment of the present invention, the address twister generates the interleaving sequence specified by the IS95 standard. The address twister includes two counters: a three-bit modulo-six counter and a six-bit modulo-64 counter.

The foregoing and other features and advantages of the invention will be apparent from the following, more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.

### **Brief Description of the Drawings**

Figure 1 is a block diagram of a mobile telecommunication system in accordance with a preferred embodiment of the present invention.

Figure 2 is a block diagram of an interleaver circuit in accordance with a preferred embodiment of the present invention.

Figure 3 is a flow diagram illustrating the operation of the interleaver circuit of Figure 2.

Figure 4 illustrates an interleaving sequence defined by the IS95 standard. To obtain the interleaving sequence, the table is read by columns, i.e. column 1 first then column 2, etc.

Figure 5 schematically illustrates an address twister which generates the IS95 interleaving sequence in accordance with a preferred embodiment of the present invention.

Figure 6 is a flow diagram illustrating the operation of the address twister of Figure 5.

### **Detailed Description of the Preferred Embodiment**

The preferred embodiment of the invention is discussed in detail below. While specific part numbers and configurations are discussed, it should be understood that this is done for illustration purposes only. A person skilled in the relevant art will recognize that other components and configurations may be used without departing from the spirit and scope of the invention.

The preferred embodiment of the invention is now described with reference to the figures where like reference numbers indicate like elements. In addition, the left-most digit of each reference number indicates the figure in which the number is first used.

Figure 1 is a block diagram of a mobile telecommunication system 100 according to a preferred embodiment of the present invention. Mobile telecommunication system 100 includes a base station 110 and one or more mobile stations 120. Base station 110 includes a convolutional encoder 112, an interleaver 114, a deinterleaver 118 and a convolutional decoder 116. Mobile station 120 includes a convolutional encoder 128, an interleaver 126, a deinterleaver 122 and a convolutional decoder 124.

Base station 110 and mobile station 120 communicate with each other as follows. Base station 110 receives data from a telephone network 130. The network data is processed and then encoded by convolu-

tional encoder 112 in a well-known manner according to an encoding standard, such as IS95. Encoded data 136 is interleaved by interleaver 114. The interleaving sequence is consistent with a standard, such as IS95 (interleaving is discussed in detail below). Interleaving provides protection against burst errors by spreading out, or randomizing, errors that occur in short bursts of time. Base station 110 transmits interleaved data 138 to mobile station 120 via an antenna 132. Mobile station 120 receives the transmitted data via an antenna 134. The received data is deinterleaved by deinterleaver 122 and decoded by convolutional decoder 124. The decoded and deinterleaved data is output to a user 140.

Transmission from mobile station 120 to base station 110 occurs in a similar manner. Mobile station 120 receives data from a user 140. The data is encoded by convolutional encoder 128 in a well-known manner according to an encoding standard, such as IS95. Encoded data 142 is interleaved by interleaver 126. The interleaving sequence is consistent with a standard, such as IS95. Interleaved data 144 is transmitted to base station 110 via antenna 134. Base station 110 receives the transmitted data via antenna 132. The received data is deinterleaved by deinterleaver 118 and decoded by convolutional decoder 116. The decoded and interleaved data is output to telephone network 130.

The interleaving process reorders the data bits such that successive data bits are spread throughout the data block. During transmission, errors which corrupt data bits tend to occur in bursts, i.e., corrupt groups of adjacent bits. When the interleaved data is deinterleaved adjacent bit errors will be dispersed throughout the data block. This maximizes the data encoding scheme's capability to correct the bit errors.

Figure 2 is a block diagram of interleaver 114 according to a preferred embodiment of the present invention. Interleaver 114 includes a data buffer 202, a multiplexer 210, a contiguous counter 214 and address twister 216.

Multiplexer 210 connects contiguous counter 214 to address bus 208 of data buffer 202. Encoded data 142 is loaded into data buffer 202 at contiguous addresses generated by contiguous counter 214. In other words, encoded data 142 is stored in contiguous order in data buffer 202, i.e., bit 0 of encoded data stream 142 is stored in the first bit address location in data buffer 202, bit 1 of the encoded data stream 142 is stored in the second bit address location, bit 2 of the encoded data stream 142 is stored in the third bit address location, etc.

After encoded data 142 is completely stored in data buffer 202, multiplexer 210 connects address twister 216 to address bus 208 of data buffer 202. Address twister 216 is a state machine which generates a noncontiguous sequence of addresses which corresponds to an interleaving sequence. Thus, encoded data 142 is output from data buffer 202 in an order defined by the interleaving sequence generated by address twister 216. In other words, the interleaving sequence generated by address twister 216 is used to address data buffer 202 as

encoded data 142 is output from data buffer 202. Thus, data is output from data buffer 202 in a sequence that corresponds to the interleaving sequence generated by address twister 216.

Alternately, the present invention could operate as follows. Address twister 216 is connected to address bus 208 when data is loaded into data buffer 202 and contiguous counter 214 is connected to address bus 208 when data is output from data buffer 202.

Fig. 3 illustrates the operation of the above described interleaver circuit 114. In a step 302, multiplexer 210 connects contiguous counter 214 to address bus 208 of data buffer 202. In a step 304, encoded data 142 is loaded in a contiguous order into data buffer 202 according to a sequence of contiguous addresses generated by contiguous counter 214. In a step 306, multiplexer 210 is switched to connect address twister 216 to address bus 208. In a step 308, data is output from data buffer 202 in the interleaving sequence defined by non-contiguous addresses generated by address twister 216.

Figure 4 illustrates the IS95 interleaving sequence. As defined by the IS95 standard, data is interleaved in blocks of 384 bits each. The interleaving sequence begins at the top left-hand corner and proceeds down the first column. The interleaving sequence continues at the top of the second column (moving from left to right) and proceeds down the second column, then down the third column, etc. Thus, the IS95 interleaving sequence is 0, 64, 128, 192, 256, etc. For example, the first data bit in an interleaved data block, according to the IS95 standard, is bit 0. The second data bit in the interleaved data block is bit 64. The third data bit is bit 128. The twenty-fourth data bit is bit 368. The twenty-fifth data bit is bit 8. The forty-eighth data bit is bit 376. The forty-ninth data bit is bit 4, etc.

In a preferred embodiment of the present invention, address twister 216 generates non-contiguous addresses in the sequence defined by the IS95 standard as shown in Figure 4. Therefore, data is read from data buffer 202 in the IS95 interleaving sequence. In other words, the non-contiguous addresses generated by address twister 216 (such non-contiguous addresses representing the interleaving sequence) are as follows: 0, 64, 128, 192, 256, etc.

Figure 5 is a block diagram of address twister 216 which generates the IS95 interleaving sequence according to a preferred embodiment of the present invention. Address twister 216 preferably generates a nine-bit address 514 which is used to address the 384 bits of encoded data 142 in data buffer 202. Address twister 216 preferably generates nine-bit addresses 514 in the same sequence as the IS95 interleaving sequence shown in Figure 4.

Address twister 216 includes two counters: a three-bit modulo-six counter 502 and a six-bit modulo-64 counter 506. A clock 504 is connected to counters 502 and 506. The count of three-bit counter 502 is incremented with each pulse of clock 504. However, the count of six-bit counter 506 is incremented by the pulses of clock 504

only when the count of three-bit counter 502 is equal to five. In other words, six-bit counter 506 is enabled only when the count of three-bit counter 502 is equal to five (i.e., "101" in binary).

Three-bit counter 502 repetitively generates the sequence zero through five. Each pulse of clock 504 increments the count of three-bit counter 502. When the count of three-bit counter 502 is five, a decoder 512 enables a synchronous clear input 510 of three-bit counter 502. When synchronous clear input 510 is enabled, the next pulse of clock 504 resets three-bit counter 502 (i.e. sets the count to zero). The structure and operation of decoder 512 will be apparent to persons skilled in the art based on the discussion contained herein. When three-bit counter 502 is reset, decoder 512 disables synchronous clear input 510, such that the next pulse of clock 504 increments the count of three-bit counter 502 (i.e. the count is incremented to one).

The count of three-bit counter 502 is represented by bit positions Q0 through Q2, where Q0 is the least significant bit position and Q2 is the most significant bit position. Bit positions Q0 through Q2 correspond to bits b6 through b8 of nine-bit address 514, respectively.

Six-bit counter 506 repetitively generates a sequence from zero through 63. When the count of six-bit counter 506 is 63, the next pulse of clock 504 causes the count of six-bit counter 506 to rollover to zero. The count of six-bit counter 506 is incremented by the pulses of clock 504 only when the count of three-bit counter 502 is equal to five. When the count of three-bit counter 502 is five, decoder 512 enables an enable input 508 of six-bit counter 506. The next pulse of clock 504 increments six-bit counter 506 and resets three-bit counter 502, as discussed above. When three-bit counter 502 is reset, decoder 512 deactivates enable input 508. Pulses of clock 504 do not increment six-bit counter 506 again until the count of three-bit counter 502 is again five. In other words, six-bit counter 506 is incremented every sixth pulse of clock 504.

The count of six-bit counter 506 is represented by bit positions D0 through D5, where D0 is the least significant bit and D5 is the most significant bit. D0 through D5 of six-bit counter 506 correspond to bits b5 through b0 of nine-bit address 514, respectively.

Initially, the count of three-bit counter 502 and six-bit counter 506 are reset to zero. Since all bit positions of counters 502 and 506 are reset, nine-bit address 514 is equal to zero, which is the first address in the IS95 interleaving sequence. The next pulse of clock 504 increments three-bit counter 502 which sets Q0 of three-bit counter 502 to a value of one. Since Q0 of three-bit counter 502 is b6 of nine-bit address 514, nine-bit address 514 is equal to 64, which is the second address in the IS95 interleaving sequence. As discussed above, six-bit counter 506 is not enabled until the count of three-bit counter 502 is five. The next pulse of clock 504 again increments three-bit counter 502, which resets Q0 and sets Q1 of three-bit counter 502. Since Q1 of three-bit counter 502 is b7 of nine-bit address 514, nine-bit

address 514 is equal to 128, which is the third address in the IS95 interleaving sequence. This process continues until the count of three-bit counter 502 is five (Q0 and Q2 are set, Q1 is reset). As three-bit counter 502 increments to five, addresses 192, 256 and 320 are generated, which are the fourth, fifth and sixth addresses in the IS95 interleaving sequence, respectively.

When the count of three-bit counter 502 is five, synchronous clear input 510 and enable input 508 are enabled by decoder 512. The next pulse of clock 504 resets three-bit counter 502 and increments six-bit counter 506. At this point, D0 of six-bit counter 506 is set to a value of one and all other bit positions of counters 502 and 506 are reset to zero. D0 corresponds to b5 of nine-bit address 514. Thus, nine-bit address 514 is equal to 32, which is the seventh address in the IS95 interleaving sequence. When three-bit counter 502 is cleared, decoder 512 disables synchronous clear input 510 and enable input 508. Thus, the next pulse of clock 504 increments three-bit counter 502, but does not increment six-bit counter 506. At this point, Q0 of three-bit counter 502 and D0 of six-bit counter 506 are set. These outputs correspond to b5 and b6 of nine-bit address 514, respectively. Thus, nine-bit address 514 is equal to 96, which is the eighth address in the IS95 interleaving sequence.

The above described process continues until the count of six-bit counter 506 is 63 and the count of three-bit counter 502 is five, which corresponds to address 383, the last address in the IS95 interleaving sequence.

The next pulse of clock 504 resets three-bit counter 502, and 6-bit counter 506 rolls-over to a count of zero. At this point, Q0 through Q2 of three-bit counter 502 and D0 through D5 of six-bit counter 506 are all reset and nine-bit address 514 is equal to 0, which is the first address in the IS95 interleaving sequence.

Figure 6 illustrates the operation of address twister 216. In a step 602, three-bit counter 502 and six-bit counter 506 are reset to zero. In a decisional step 604, the count of three-bit counter 502 is compared to five.

If the count of three-bit counter 502 is five, then six-bit counter 506 is incremented and three-bit counter 502 is reset in steps 608 and 610, respectively. In a step 612, Q0 through Q2 of three-bit counter 502 are output to b6 through b8 of nine-bit address 514, respectively. In a step 614, D0 through D5 of six-bit counter 506 are output to b5 through b0 of nine-bit address 514, respectively.

If the count of three-bit counter is not five in decisional step 604, then in a step 606 the count of three-bit counter 502 is incremented. In a step 612, Q0 through Q2 of three-bit counter 502 are output to b6 through b8 of nine-bit address 514, respectively. In a step 614, D0 through D5 of six-bit counter 506 are output to b5 through b0 of nine-bit address 514, respectively.

The above cycle continuously repeats starting at decisional step 604.

While the invention has been particularly shown and described with reference to several preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be

made therein without departing from the scope of the invention as defined in the appended claims. For example, different interleaving schemes and different block lengths can be implemented using the concept of multiple counter to create non-contiguous addresses as described herein.

## Claims

1. An apparatus for interleaving data, comprising:
  - a buffer to store data;
  - a contiguous counter to generate a contiguous sequence of addresses used to load data into said buffer in a contiguous order; and
  - an address twister to generate a non-contiguous sequence of addresses used to output data from said buffer in a non-contiguous order, wherein said non-contiguous sequence corresponds to an interleaving sequence.
2. The apparatus of claim 1, wherein said address twister is a state machine.
3. The apparatus of claim 1, wherein said address twister comprises two counters.
4. The apparatus of claim 3, wherein said two counters are a three-bit modulo-six counter and a six-bit modulo-64 counter.
5. The apparatus of claim 4, wherein said address twister further comprises a means for enabling said six-bit modulo-64 counter only when the count of said three-bit modulo-six counter is five.
6. An apparatus for generating an interleaving sequence, comprising:
  - a three-bit counter which repetitively generates a count from 0 to five, said three-bit counter having bit positions Q0-Q2 with Q0 being the least significant bit and Q2 being the most significant bit;
  - a six-bit counter which repetitively generates a count from 0 to 63, said six-bit counter having bit positions D0-D5 with D0 being the least significant bit and D5 being the most significant bit;
  - a clock coupled to said three-bit counter and said six-bit counter;
  - means for enabling said six-bit counter only when the count of said three-bit counter is five; and
  - means for outputting a nine-bit address, wherein said Q0-Q2 of said three-bit counter correspond to bits b6-b8 of said nine-bit address, respectively, and said D0-D5 of said six-bit counter correspond to bits b5-b0 of said nine-bit address, respectively.
7. The apparatus of claim 6, wherein said means for enabling said six-bit counter comprises a decoder with an input coupled to an output of said three-bit

counter and an output coupled to an enable input of said six-bit counter.

8. The apparatus of claim 7, wherein said decoder enables said enable input of said six-bit counter when said output of said three-bit counter is equal to 5. 5
9. A mobile communication system, whereby the mobile communications system uses error encoding and interleaving to reduce error rates due to burst errors, comprising: 10
- a base station; and
  - a mobile station;
- wherein apparatus for interleaving data as claimed in any of claims 1 to 5 in said mobile station 15 and said base station interleaves data prior to transmission therefrom.

20

25

30

35

40


45

50

55

FIG. 1

100









FIG. 4

0	8	4	12	2	10	6	14	1	9	5	13	3	11	7	15
64	72	68	76	66	74	70	78	65	73	69	77	67	75	71	79
128	136	132	140	130	138	134	142	129	137	133	141	131	139	135	143
192	200	196	204	194	202	198	206	193	201	197	205	195	203	199	207
256	264	260	268	258	266	262	270	257	265	261	269	259	267	263	271
320	328	324	332	322	330	326	334	321	329	325	333	323	331	327	335
384	392	388	396	386	394	390	398	385	393	389	397	387	395	391	399
448	456	452	460	450	458	454	462	449	457	453	461	451	459	455	463
512	520	516	524	514	522	518	526	513	521	517	525	515	523	519	527
576	584	580	588	578	586	582	590	577	585	581	589	579	587	583	591
640	648	644	652	642	650	646	654	641	649	645	653	643	651	647	655
704	712	708	716	706	714	710	718	705	713	709	717	707	715	711	719
768	776	772	780	770	778	774	782	769	777	773	781	771	779	775	783
832	840	836	844	834	842	838	846	835	843	839	847	837	845	841	849
896	904	900	908	898	906	902	910	897	905	901	909	899	907	903	911
960	968	964	972	962	970	966	974	961	969	965	973	963	971	967	975
1024	1032	1028	1036	1026	1034	1030	1038	1025	1033	1029	1037	1027	1035	1031	1039
1088	1096	1092	1100	1090	1098	1094	1102	1089	1097	1093	1101	1091	1099	1095	1103
1152	1160	1156	1164	1154	1162	1158	1166	1155	1163	1159	1167	1157	1165	1161	1169
1216	1224	1220	1228	1218	1226	1222	1230	1219	1227	1223	1231	1221	1229	1225	1233
1280	1288	1284	1292	1282	1290	1286	1294	1285	1293	1289	1297	1287	1295	1291	1299
1344	1352	1348	1356	1346	1354	1350	1358	1353	1361	1357	1365	1355	1363	1359	1367
1408	1416	1412	1420	1410	1418	1414	1422	1411	1419	1415	1423	1413	1421	1417	1425
1472	1480	1476	1484	1474	1482	1478	1486	1475	1483	1479	1487	1477	1485	1481	1489
1536	1544	1540	1548	1538	1546	1542	1550	1539	1547	1543	1551	1541	1549	1545	1553
1600	1608	1604	1612	1602	1610	1606	1614	1605	1613	1609	1617	1607	1615	1611	1619
1664	1672	1668	1676	1666	1674	1670	1678	1669	1677	1673	1681	1671	1679	1675	1683
1728	1736	1732	1740	1730	1738	1734	1742	1731	1739	1735	1743	1733	1741	1737	1745
1792	1800	1796	1804	1794	1802	1798	1806	1795	1803	1799	1807	1797	1805	1801	1809
1856	1864	1860	1868	1858	1866	1862	1870	1859	1867	1863	1871	1861	1869	1865	1873
1920	1928	1924	1932	1922	1930	1926	1934	1925	1933	1929	1937	1927	1935	1931	1939
1984	1992	1988	1996	1986	1994	1990	1998	1989	1997	1993	2001	1991	1999	1995	2003
2048	2056	2052	2060	2050	2058	2054	2062	2053	2061	2057	2065	2055	2063	2059	2067
2112	2120	2116	2124	2114	2122	2118	2126	2113	2121	2117	2125	2115	2123	2119	2127
2176	2184	2180	2188	2178	2186	2182	2190	2177	2185	2181	2189	2179	2187	2183	2191
2240	2248	2244	2252	2242	2250	2246	2254	2241	2249	2245	2253	2243	2251	2247	2255
2304	2312	2308	2316	2306	2314	2310	2318	2305	2313	2309	2317	2307	2315	2311	2319
2368	2376	2372	2380	2370	2378	2374	2382	2369	2377	2373	2381	2371	2379	2375	2383



**FIG. 5**216

FIG. 6





(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

**EP 0 715 432 A3**

(12)

**EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
26.11.1997 Bulletin 1997/48

(51) Int. Cl.<sup>6</sup>: **H04L 1/00**, H03M 13/22,  
G06F 12/06

(43) Date of publication A2:  
05.06.1996 Bulletin 1996/23

(21) Application number: 95308338.3

(22) Date of filing: 21.11.1995

(84) Designated Contracting States:  
**DE ES FR GB IT**

(30) Priority: 29.11.1994 US 346442

(71) Applicant: **AT&T Corp.**  
New York, NY 10013-2412 (US)

(72) Inventor: **Partyka, Andrzej F.**  
Bedminster, New Jersey 07921 (US)

(74) Representative:  
**Watts, Christopher Malcolm Kelway, Dr. et al**  
**Lucent Technologies (UK) Ltd,**  
5 Mornington Road  
Woodford Green Essex, IG8 0TU (GB)


**(54) Interleaver and address generator for mobile communication systems**


(57) The invention is an interleaver circuit which overcomes the problems of chip area and current consumption of conventional interleaver circuits. The interleaver circuit is using a data buffer, two counters and a multiplexer. The simplicity of this circuit reduced the chip area and current consumption and increases the reliability and speed of the interleaver circuit.

The present invention is part of a mobile telecommunications system which interleaves encoded data prior to transmission and includes a data buffer, a contiguous counter and an address twister. The contiguous counter generates a contiguous sequence of addresses

which are used to load encoded data into the data buffer in a contiguous order. The address twister, a non-contiguous counter, generates a non-contiguous sequence of addresses which corresponds to an interleaving sequence. The non-contiguous addresses output the encoded data from the data buffer in the order specified by interleaving sequence.

The address twister generates the interleaving sequence specified by the IS95 standard and includes two counters: a three-bit modulo-six counter and a six-bit modulo-64 counter.


**EP 0 715 432 A3**

**FIG. 5**  
216



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 95 30 8338

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
P,X	EP 0 681 373 A (GEN.INSTR. CORP. OF DELAW.)	1	H04L1/00 H03M13/22 G06F12/06
A	* page 4, column 6, line 7 - page 7, column 11, line 20; figures *	6,9	
A	US 5 136 588 A (ISHIJIMA) * column 3, line 59 - column 7, line 2; figures *	1,6,9	
A	EP 0 465 144 A (AT&T) * page 3, column 2, line 54 - page 5, column 5, line 26; figures *	1,6,9	
A	DE 39 16 592 A (HITACHI) * column 3, line 33 - column 14, line 28; figures *	1,6	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03M
Place of search		Date of completion of the search	Examiner
THE HAGUE		30 September 1997	Geoghegan, C
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

Page Blank (uspto)

*This Page Blank (uspto)*